Vlsi Digital Back End Architect-analog-guadalajara

Trabajos.mxTrabajos.mx
Regístrate gratis
Trabajos.mx
Volver a la portada > Bolsa de trabajo > Bolsa de trabajo en Jalisco > Bolsa de trabajo en Wipro Technologies, S.A. de C.V. > Vlsi Digital Back End Architect-analog-guadalajara

¡Oportunidad! Menos de 10 candidatos inscritos.

Vlsi Digital Back End Architect-analog-guadalajara

Requisitos

Ver apartado funciones a desarrollar.

Estudios:

Licenciatura

Experiencia:

Sin experiencia previa

Datos de la oferta

Salario:

A convenir

Jornada Laboral:

Jornada Indiferente

Tipo de contrato:

A convenir

Funciones a desarrollar

 
 
 
Wipro Product Engineering Group is currently seeking candidates to join our analog Mixed Signal Design Center of Excellence in Guadalajara, Mexico.  As part of a world class team, the candidate will play a central role.
 
 
VLSI Digital Back End Architect
 
 
As an Architect you are responsible for providing technical leadership to small size/complexity/order-value projects. You are expected have depth of knowledge of specified technological area, which includes knowledge of applicable processes, methodologies, standards, products and frameworks. You would be responsible for defining and documenting architecture, capturing and documenting non-functional (architectural) requirements, preparing estimates and defining technical solutions to proposals (RFPs). You should provide technical leadership to project team to perform design to deployment related activities, provide guidance, perform reviews, prevent and resolve technical issues
 
Key skills for the job:
VLSI Physical Place and Route (Mandatory)
VLSI Physical Design Planning
Minimum work experience 8 years
Excellent English Skills
 
 
Experience in Physical Design including Synthesis/STA- Custom layout flow (experience along with PD flow is good)Handled a complex block implementation or preferably a full chip implementation- Most complex block 1 M gatesCovered most of the flow (floor planning, Place and route, STA, timing closure, Physical verificationExperience in TOP level physical portioning, and signoff 
Responsibilities:
Should be able to lead a full chip, a large hierarchical design but a flat design of medium complexity up to 5M gates with a team or lead multiple block implementations or handled the critical task for a large hierarchical design (floorplan/PnR/STA etc for a 30+M gates design) 
 
We are offering:
Direct hiring with WIPROExcellent SalaryAttractive BenefitsLife Plan Career 
 
Please send your English resume with contact details and your availability to take calls, mention the name of the position in the title

Recibe ofertas como esta en tu email

Postula a la vacante

Comparte esta oferta:
  • LinkedIn
O envíasela a un amigo por email: